5555555555
53. Parity systems are defined as either________ or ________ and will add an extra ________ to the digital information being transmitted.
(a) positive, negative, byte
(b) odd, even, bit
(c) upper, lower, digit
(d) on, off, decimal
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555553. Parity systems are defined as either________ or ________ and will add an extra ________ to the digital information being transmitted. (a) positive, negative, byte (b) odd, even, bit (c) upper, lower, digit (d) on, off, decimal- 555555555518. Parity systems are defined as either_____ or _____ and will add an extra _____ to the digital information being transmitted. (a) positive, negative, byte (b) odd, even, bit (c) upper, lower, digit (d) on, off, decimal
- 555555555585. The logic expression for a NOR gate is ________. (a) (b) (c) (d)
- Logic Gates » Exercise - 124. A single transistor can be used to build which of the following digital logic gates ? (a) OR gates (b) AND gates (c) NOT gates (d) NAND gates
- 555555555550. Determine odd parity for each of the following data words: 1011101111101111001101 (a) P = 1, P = 1, P = 0 (b) P = 0, P = 0, P = 0 (c) P = 1, P = 1, P = 1 (d) P = 0, P = 0, P = 1