Logic Gates » Exercise – 1
22. The output will be a LOW for any case when one or more inputs are zero in a(n) :
(a) OR gate (b) AND gate(c) NOT gate(d) NAND gate
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books
Related Posts 555555555534. The output will be a LOW for any case when one or more inputs are zero in a(n): (a) OR gate (b) NOT gate (c) AND gate (d) NAND gate Tags: gate, logic, gates, output, will, low, case, inputs, a(n, nand
5555555555109. Output will be a LOW for any case when one or more inputs are zero for a(n): (a) OR gate (b) NOT gate (c) AND gate (d) NOR gate Tags: gate, logic, gates, output, will, low, case, inputs, a(n, electronics
Logic Gates » Exercise - 126. A NAND gate has : (a) LOW inputs and a HIGH output (b) LOW inputs and a LOW output (c) HIGH inputs and a HIGH output (d) None of the these Tags: inputs, low, output, logic, gates, exercise, nand, gate, electronics, engineering
555555555532. The logic gate that will have HIGH or "1" at its output when any one of its inputs is HIGH is a(n): (a) OR gate (b) AND gate (c) NOR gate (d) NOT gate Tags: gate, logic, gates, will, output, inputs, a(n, electronics, engineering
Logic Gates » Exercise - 114. The output of a ......... gate is only 1 when all of its inputs are 1. (a) NOR (b) XOR (c) AND (d) NOT Tags: logic, gates, exercise, output, gate, inputs, electronics, engineering
555555555534. The output will be a LOW for any case when one or more inputs are zero in a(n): (a) OR gate (b) NOT gate (c) AND gate (d) NAND gate