5555555555
166. The format used to present the logic output for the various combinations of logic inputs to a gate is called a(n):
(a) truth table.
(b) input logic function.
(c) Boolean constant.
(d) Boolean variable.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555107. The format used to present the logic output for the various combinations of logic inputs to a gate is called a(n): (a) Boolean constant (b) Boolean variable (c) truth table (d) input logic function- 555555555536. Exclusive-OR (XOR) logic gates can be constructed from what other logic gates? (a) OR gates only (b) AND gates and NOT gates (c) AND gates, OR gates, and NOT gates (d) OR gates and NOT gates
- 5555555555150. The following waveform pattern is for a(n) ________. (a) 2-input AND gate (b) 2-input OR gate (c) Exclusive-OR gate (d) None of the above
- 5555555555109. Output will be a LOW for any case when one or more inputs are zero for a(n): (a) OR gate (b) NOT gate (c) AND gate (d) NOR gate
- 5555555555145. One possible output expression for an AND-OR-Invert circuit having one AND gate with inputs A, B, and C and one AND gate with inputs D and E is ________. (a) (b) (c) (d)