5555555555
116. The logic gate that will have a LOW output when any one of its inputs is HIGH is the:
(a) NAND gate
(b) AND gate
(c) NOR gate
(d) OR gate
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555542. A NAND gate has: (a) LOW inputs and a LOW output (b) HIGH inputs and a HIGH output (c) LOW inputs and a HIGH output (d) None of the these- Logic Gates » Exercise - 126. A NAND gate has : (a) LOW inputs and a HIGH output (b) LOW inputs and a LOW output (c) HIGH inputs and a HIGH output (d) None of the these
- 555555555563. The output of an OR gate with three inputs, A, B, and C, is LOW when ________. (a) A = 0, B = 0, C = 0 (b) A = 0, B = 0, C = 1 (c) A = 0, B = 1, C = 1 (d) all of the above
- 555555555540. A logic circuit whose output is LOW when at least one input is HIGH is a(n) _________ gate. (a) NOR (b) AND (c) NAND (d) exclusive-OR gate
- 555555555532. The logic gate that will have HIGH or "1" at its output when any one of its inputs is HIGH is a(n): (a) OR gate (b) AND gate (c) NOR gate (d) NOT gate