5555555555
63. Whenever a totem-pole TTL output goes from LOW to HIGH, a high-amplitude current spike is drawn from the Vcc supply. How is this effect corrected to a digital circuit?
(a) By connecting a radio-frequency capacitor from Vcc to ground.
(b) By using a switching power supply
(c) By connecting a capacitor from Vout to ground
(d) By connecting a large resistor from Vcc to Vout
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555122. Which is not an output state for tristate logic? (a) HIGH (b) LOW (c) High-Z (d) Low-Z- 555555555538. The output of this circuit is always ________. (a) 1 (b) 0 (c) A (d) A
- 5555555555121. An open-collector output requires ________. (a) a pull-down resistor (b) a pull-up resistor (c) no output resistor (d) an output resistor
- 555555555537. If all inputs to a TTL NAND gate are low, what is the ON, OFF condition of each transistor in the circuit? (a) Q1-ON, Q2-OFF, Q3-ON, Q4-OFF (b) Q1-ON, Q2-ON, Q3-OFF, Q4-OFF (c) Q1-OFF, Q2-OFF, Q3-ON, Q4-ON (d) Q1-OFF, Q2-ON, Q3-OFF, Q4-ON
- 5555555555104. The HIGH logic level for a standard TTL output must be at least ________. (a) 2.4 V (b) 2 V (c) 0.8 V (d) 5 V