41. Using the schematic diagram of a TTL NAND gate, determine the state of each transistor (ON or OFF) when all inputs are high.
Q1-ON, Q2-OFF, Q3-ON, Q4-OFF (a)
Q1-ON, Q2-ON, Q3-OFF, Q4-OFF (b)
Q1-OFF, Q2-OFF, Q3-ON, Q4-ON (c)
Q1-OFF, Q2-ON, Q3-OFF, Q4-ON (d)
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Related Posts 555555555532. What should be done with unused inputs to a TTL NAND gate? (a) let them float (b) tie them LOW (c) (d)
Tags: logic, families, inputs, ttl, nand, gate, electronics, engineering
555555555537. If all inputs to a TTL NAND gate are low, what is the ON, OFF condition of each transistor in the circuit? (a) Q1-ON, Q2-OFF, Q3-ON, Q4-OFF (b) Q1-ON, Q2-ON, Q3-OFF, Q4-OFF (c) Q1-OFF, Q2-OFF, Q3-ON, Q4-ON (d) Q1-OFF, Q2-ON, Q3-OFF, Q4-ON
Tags: logic, families, inputs, ttl, nand, gate, transistor, electronics, engineering
555555555597. Fan-out for a typical TTL gate is ________. (a) 100 (b) 54 (c) 10 (d) 4
Tags: logic, families, ttl, gate, electronics, engineering
5555555555175. An OR gate with inverted inputs functions as: (a) an AND gate. (b) a NAND gate. (c) a NOR gate. (d) an inverter.
Tags: gate, logic, inputs, nand, electronics, engineering
555555555532. The logic gate that will have HIGH or "1" at its output when any one of its inputs is HIGH is a(n): (a) OR gate (b) AND gate (c) NOR gate (d) NOT gate
Tags: gate, logic, high, inputs, electronics, engineering