5555555555
23. The problem of the VOH(min) of a TTL IC being too low to drive a CMOS circuit and meet the CMOS requirement of VIH(min) is usually easily overcome by:
(a) adding a fixed voltage-divider bias resistive network at the output of the TTL device
(b) avoiding this condition and only using TTL to drive TTL
(c) adding an external pull-down resistor to ground
(d) adding an external pull-up resistor to VCC
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555547. What is the range of invalid TTL output voltage? (a) 0.0–0.4 V (b) 0.4–2.4 V (c) 2.4–5.0 V (d) 0.0–5.0 V- 555555555528. How many 74LSTTL logic gates can be driven from a 74TTL gate? (a) 10 (b) 20 (c) 200 (d) 400
- 5555555555122. What is the circuit number of the IC that contains four two-input AND gates in standard TTL? (a) 7402 (b) 7404 (c) 7408 (d) 7432
- 555555555558. ________ output levels would not be a valid LOW for a TTL gate. (a) 0.2 V (b) 0.3 V (c) 0.5 V (d) All of the above.
- Logic Families » Exercise - 1 1. Which one of the following logic family ICs is fastest : (a) TTL (b) ECL (c) CMOS (d) DTL