36. The timing components for a PLL are 15 kΩ and 220 pF. Calculate the free-running frequency.
(a) 90.91 kHz
(b) 136.36 kHz
(c) 156.1 kHz
(d) 181.8 kHz
37. How many Vcc connections does the 565 PLL use?
(a) 0
(b) 1
(c) 2
(d) 3
38. Which of the following frequencies is associated with the 565 frequency-shift keyed decoder?
(a) 1070 Hz
(b) 1270 Hz
(c) Both 1070 Hz and 1270 Hz
(d) None of the above
39. The 311 voltage comparator can operate from ________.
(a) dual power supplies of 15 V
(b) a single +5 V supply
(c) either a dual power supply of 15 V or a single +5 V supply
(d) None of the above
40. How many comparators does a 339 IC contain?
(a) 4
(b) 3
(c) 2
(d) 1
Related Posts
555555555550. In a ladder-network conversion, the ________ circuit provides a signal to stop the counter when the staircase voltage rises above the input voltage. (a) control logic (b) comparator (c) ladder-network (d) None of the above- 5555555555 16. What is the level of the output voltage of a ladder-network conversion? (a) The analog output voltage proportional to the digital input voltage (b) The digital output voltage proportional to the linear input voltage (c) A fixed digital value Vref (d) A fixed analog value Vref
- 555555555532. What is (are) the input(s) to the comparator in the ladder-network conversion of an ADC? (a) Staircase voltage (b) Analog input voltage (c) Both staircase and analog input voltage (d) None of the above
- 55555555559. When the input to the 311 voltage comparator is ________ value, the output is ________ if the inverting input is connected to ground. (a) any negative, low (b) any positive, low (c) any positive, high (d) None of the above
- 5555555555 42. What is (are) the level(s) of the input voltage to a ladder-network conversion? (a) 0 (b) Vref (c) 0 V or Vref (d) None of the above