5555555555
82. An invalid condition in the operation of an active-HIGH input S-R latch occurs when ________.
(a) HIGHs are applied simultaneously to both inputs S and R
(b) LOWs are applied simultaneously to both inputs S and R
(c) a LOW is applied to the S input while a HIGH is applied to the R input
(d) a HIGH is applied to the S input while a LOW is applied to the R input
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555583. The output of a NAND gate is LOW if ________. (a) all inputs are LOW (b) all inputs are HIGH (c) any input is LOW (d) any input is HIGH- 555555555581. If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be ________. (a) SET (b) RESET (c) clear (d) invalid
- 5555555555118. An active-HIGH input S-R latch has a 1 on the S input and a 0 on the R input. What state is the latch in? (a) (b) (c) (d)
- 5555555555110. If the output of a three-input AND gate must be a logic LOW, what must the condition of the inputs be? (a) All inputs must be LOW. (b) All inputs must be HIGH. (c) At least one input must be LOW. (d) At least one input must be HIGH.
- 5555555555119. If the same input is applied to both inputs, the operation is called ________. (a) double-ended (b) single-ended (c) common-mode (d) All of the above