64. With four J-K flip-flops wired as an asynchronous counter, the first output change of divider #4 indicates a count of how many input clock pulses?
Explanation : No answer description available for this question. Let us discuss.
|Subject Name : Electronics Engineering|
|Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
|Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant|
555555555572. What is the difference between the enable input of the 7475 and the clock input of the 7474? (a) The 7475 is edge-triggered. (b) (c) (d)
Tags: input, flip, flops, clock, electronics, engineering
5555555555148. The term hold always means ________. (a) (b) (c) (d) no change
Tags: flip, flops, change, electronics, engineering
555555555591. Two J-K flip-flops with their J-K inputs tied HIGH are cascaded to be used as counters. After four input clock pulses, the binary count is ________. (a) 00 (b) 11 (c) 01 (d) 10
Tags: j-k, flip, flops, flip-flops, input, clock, pulses, count, electronics, engineering
555555555589. A J-K flip-flop is in a "no change" condition when ________. (a) J = 1, K = 1 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 0, K = 0
Tags: flip, flops, j-k, change, electronics, engineering
555555555550. How many flip-flops are in the 7475 IC? (a) 1 (b) 2 (c) 4 (d) 8
Tags: flip, flops, flip-flops, electronics, engineering