Flip Flops – 59

5555555555

59. The phenomenon of interpreting unwanted signals on J and K while Cp (clock pulse) is HIGH is called ________.

(a) parity error checking
(b) ones catching
(c) digital discrimination
(d) digital filtering

Answer

Answer : (b)

Explanation

Explanation : No answer description available for this question. Let us discuss.

Subject Name : Electronics Engineering

Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT

Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant

Electronics & Communication Engineering Books

Sale

Book - question bank on electronics & communication engineering; Language: english; Binding: paperback

₹ 317

Sale

Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)

₹ 320

Patil (Author); English (Publication Language)

Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)

₹ 1,200

Flip Flops - 50
555555555550. How many flip-flops are in the 7475 IC? (a) 1 (b) 2 (c) 4 (d) 8
Tags: flip, flops, electronics, engineering
Combinational Circuits - 116
5555555555116. The simplified form of is ________. (a) (b) (c) (d)
Tags: electronics, engineering
Number Systems - 125
5555555555125. Odd-parity 9E16 is ________ decimal. (a) 30 (b) 158 (c) 78 (d) Nothing. Parity does not check.
Tags: parity, electronics, engineering
Flip Flops - 98
555555555598. The output pulse width of a 555 monostable circuit with R1 = 4.7 k and C1 = 47 F is ________. (a) 24 s (b) 24 ms (c) 243 ms (d) 243 s
Tags: flip, flops, pulse, electronics, engineering
Number Systems - 117
5555555555117. Convert 17318 to decimal. (a) 216.4 (b) 985 (c) 3D9 (d) 1123
Tags: electronics, engineering

Related Posts