5555555555
59. The phenomenon of interpreting unwanted signals on J and K while Cp (clock pulse) is HIGH is called ________.
(a) parity error checking
(b) ones catching
(c) digital discrimination
(d) digital filtering
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555550. How many flip-flops are in the 7475 IC? (a) 1 (b) 2 (c) 4 (d) 8- 5555555555116. The simplified form of is ________. (a) (b) (c) (d)
- 5555555555125. Odd-parity 9E16 is ________ decimal. (a) 30 (b) 158 (c) 78 (d) Nothing. Parity does not check.
- 555555555598. The output pulse width of a 555 monostable circuit with R1 = 4.7 k and C1 = 47 F is ________. (a) 24 s (b) 24 ms (c) 243 ms (d) 243 s
- 5555555555117. Convert 17318 to decimal. (a) 216.4 (b) 985 (c) 3D9 (d) 1123