5555555555
47. The toggle condition in a master-slave J-K flip-flop means that Q and will switch to their ________ state(s) at the _____________________.
(a) inverted, positive clock edge
(b) quiescent, negative clock edge
(c) opposite, active clock edge
(d) reset, synchronous clock edge
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555558. The toggle condition in a master-slave J-K flip-flop means that Q and will switch to their ________ state(s) at the ________. (a) opposite, active clock edge (b) inverted, positive clock edge (c) quiescent, negative clock edge (d) reset, synchronous clock edge- 555555555549. How is a J-K flip-flop made to toggle? (a) J = 0, K = 0 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 1, K = 1
- 5555555555102. Assume a J-K flip-flop has 1s on the J and K inputs. The next clock pulse will cause the output to ________. (a) set (b) reset (c) latch (d) toggle
- 555555555560. On a J-K flip-flop, when is the flip-flop in a hold condition? (a) J = 0, K = 0 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 1, K = 1
- 5555555555137. A flip-flop operation is described as a toggle when the result after a clock is ________. (a) (b) (c) (d) change to opposite states