5555555555
36. The truth table for an S-R flip-flop has how many VALID entries?
(a) 3
(b) 1
(c) 4
(d) 2
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books
Related Posts 5555555555148. The term hold always means ________. (a) (b) (c) (d) no change Tags: flip, flops, electronics, engineering
555555555549. How is a J-K flip-flop made to toggle? (a) J = 0, K = 0 (b) J = 1, K = 0 (c) J = 0, K = 1 (d) J = 1, K = 1 Tags: flip, flops, flip-flop, electronics, engineering
555555555567. Why are the S and R inputs of a gated flip-flop said to be synchronous? (a) They must occur with the gate. (b) Th (c) (d) Tags: flip, flops, flip-flop, electronics, engineering
5555555555108. How many truth table entries are necessary for a four-input circuit? (a) 4 (b) 8 (c) 12 (d) 16 Tags: truth, table, entries, electronics, engineering
5555555555139. The inputs on a 7474 D flip-flop are S, R, D, and CLK ________ is/are synchronous. (a) Only S (b) S and R (c) Only D (d) All of the above. Tags: flip, flops, flip-flop, electronics, engineering