48. If the reverse bias on the gate of a JFET is increased, then width of the conducting channel …….
(a) is decreased
(b) is increased
(c) remains the same
(d) none of the aboveSubject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant Electronics & Communication Engineering Books
GATE 2023 Total Info ENGG DIPLOMA UGC NET Total Info IES 2023 Total Info PSUs 2022 Total Info CSIR UGC NET Total Info JAM 2023 Total Info M TECH 2023 Total Info RAILWAY 2022 Total Info
Related Posts
FET » Exercise - 261. If the gate of a JFET is made less negative, the width of the conducting channel ....... (a) remains the same (b) is decreased (c) is increased (d) none of the above- FET » Exercise - 270. The channel of a JFET is between the ............... (a) gate and drain (b) drain and source (c) gate and source (d) input and output
- 5555555555146. Which of the following input impedances is not valid for a JFET? (a) 1010 (b) 109 (c) 108 (d) 1011
- FET » Exercise - 269. If the cross-sectional area of the channel in n-channel JFET increases, the drain current ............... (a) is increased (b) is decreased (c) remains the same (d) none of the above
- FET » Exercise - 262. The pinch-off voltage of a JFET is about ....... (a) 5 V (b) 0.6 V (c) 15 V (d) 25 V