FET » Exercise – 1
48. If the reverse bias on the gate of a JFET is increased, then width of the conducting channel …….
(a) is decreased
(b) is increased
(c) remains the same
(d) none of the above
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books
Related Posts FET » Exercise - 261. If the gate of a JFET is made less negative, the width of the conducting channel ....... (a) remains the same (b) is decreased (c) is increased (d) none of the above Tags: fet, exercise, gate, jfet, width, conducting, channel, remains, decreased, increased
FET » Exercise - 145. A JFET……… is usually the point of reference. (a) Gate (b) Drain (c) Source (d) Either b or c Tags: fet, exercise, jfet, gate, electronics, engineering
5555555555141. How many terminals can a MOSFET have? (a) 2 (b) 3 (c) 4 (d) 3 or 4 Tags: fet, electronics, engineering
5555555555146. Which of the following input impedances is not valid for a JFET? (a) 1010 (b) 109 (c) 108 (d) 1011 Tags: fet, jfet, electronics, engineering
FET » Exercise - 270. The channel of a JFET is between the ............... (a) gate and drain (b) drain and source (c) gate and source (d) input and output Tags: fet, gate, exercise, channel, jfet, electronics, engineering