5555555555
168. The primary difference between the construction of a MOSFET and an FET is the ________.
(a) construction of the gate connection
(b) low input impedance
(c) threshold voltage
(d) None of the above
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
FET » Exercise - 262. The pinch-off voltage of a JFET is about ....... (a) 5 V (b) 0.6 V (c) 15 V (d) 25 V- 5555555555144. Which of the following FETs has the lowest input impedance? (a) JFET (b) MOSFET depletion-type (c) MOSFET enhancement-type (d) None of the above
- 555555555549. What is the typical value for the input impedance Zi for JFETs? (a) 100 k (b) 1 M (c) 10 M (d) 1000 M
- 55555555551. The range of input impedance Zi for MOSFETs is ________. (a) 1 k–10 k (b) 100 k–1 M (c) 10 M–100 M (d) 1012 to 1015
- 555555555572. The input resistance at the gate of a FET is extremely (a) high. (b) low. Answer: (c) (d)