5555555555
109. The resistance of a JFET biased in the ohmic region is controlled by
(a) VD.
(b) VGS.
(c) VS.
(d) VDS.
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering |
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
|
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
Electronics & Communication Engineering Books
|
Related Posts
555555555585. A self-biased n-channel JFET has a VD = 6 V. VGS = –3 V. Find the value of VDS. (a) –3 V (b) –6 V (c) 3 V (d) 6 V Tags: fet, jfet, vd, vgs, vds, electronics, engineering
5555555555194. If [A] = 1011 1010, [B] = 0011 0110, and [C] = [A] • [B], what is [C 4..2] in decimal? (a) 1 (b) 2 (c) 3 (d) 4 Tags: electronics, engineering
555555555536. For the fixed-bias configuration, if ________. (a) RD (b) (c) RG (d) Tags: fet, electronics, engineering
555555555533. ________ is the network-input impedance for a JFET fixed-bias configuration. (a) RG (b) RD (c) Zero (d) None of the above Tags: fet, jfet, electronics, engineering
5555555555136. Hexadecimal 44 is ________ in binary. (a) 01000100 (b) 10011010 (c) 01011000 (d) 10001100 Tags: electronics, engineering