5555555555
107. If VD is less than expected (normal) for a self-biased JFET circuit, then it could be caused by a(n)
(a) open RG.
(b) open gate lead.
(c) FET internally open at gate.
(d) all of the above
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
FET » Exercise - 257. A MOSFET is sometimes called ....... JFET. (a) many gate (b) open gate (c) insulated gate (d) shorted gate- 5555555555108. In a self-biased JFET circuit, if VD = VDD then ID = ________. (a) 0 (b) cannot be determined from information above Answ (c) (d)
- 5555555555147. Which of the following is (are) the terminal(s) of a field-effect transistor (FET). (a) Drain (b) Gate (c) Source (d) All of the above
- 555555555585. A self-biased n-channel JFET has a VD = 6 V. VGS = –3 V. Find the value of VDS. (a) –3 V (b) –6 V (c) 3 V (d) 6 V
- FET » Exercise - 262. The pinch-off voltage of a JFET is about ....... (a) 5 V (b) 0.6 V (c) 15 V (d) 25 V