Counters » Exercise – 1
96. Synchronous construction reduces the delay time of a counter to the delay of:
(a) all flip-flops and gates
(b) all flip-flops and gates after a 3 count
(c) a single gate
(d) a single flip-flop and a gate
Explanation
Explanation : No answer description available for this question. Let us discuss.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
Related Posts
Counters » Exercise - 118. A modulus-10 counter must have ________. (a) 10 flip-flops (b) flip-flops (c) 2 flip-flops (d) synchronous clockingTags: flip-flops, counters, exercise, counter, synchronous, electronics, engineering
Counters » Exercise - 120. How many different states does a 3-bit asynchronous counter have? (a) 2 (b) 4 (c) 8 (d) 16 Tags: counters, exercise, counter, electronics, engineering
Counters » Exercise - 122. How many different states does a 2-bit asynchronous counter have? (a) 1 (b) 2 (c) 4 (d) 8 Tags: counters, exercise, counter, electronics, engineering
Counters » Exercise - 165. A decade counter will count through decimal ________. (a) 10 (b) 9 (c) 15 (d) 0 Tags: counters, exercise, counter, count, electronics, engineering
555555555585. The logic expression for a NOR gate is ________. (a) (b) (c) (d) Tags: gates, gate, electronics, engineering
