Counters – 96

96. Synchronous construction reduces the delay time of a counter to the delay of:

(a) all flip-flops and gates
(b) all flip-flops and gates after a 3 count
(c) a single gate
(d) a single flip-flop and a gate

Answer

Answer : (d)

Explanation

Explanation : No answer description available for this question. Let us discuss.

Subject Name : Electronics Engineering

Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT

Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant

Electronics & Communication Engineering Books

Sale

Highlight important details or key points; Summarize information in a clear and concise manner

₹ 230

Sale

Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)

₹ 200

Sale

Patil (Author); English (Publication Language)

₹ 350

Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)

Counters - 18
Counters » Exercise - 118. A modulus-10 counter must have ________. (a) 10 flip-flops (b) flip-flops (c) 2 flip-flops (d) synchronous clocking
Tags: flip-flops, counters, exercise, counter, synchronous, electronics, engineering
Counters - 20
Counters » Exercise - 120. How many different states does a 3-bit asynchronous counter have? (a) 2 (b) 4 (c) 8 (d) 16
Tags: counters, exercise, counter, electronics, engineering
Counters - 22
Counters » Exercise - 122. How many different states does a 2-bit asynchronous counter have? (a) 1 (b) 2 (c) 4 (d) 8
Tags: counters, exercise, counter, electronics, engineering
Counters - 65
Counters » Exercise - 165. A decade counter will count through decimal ________. (a) 10 (b) 9 (c) 15 (d) 0
Tags: counters, exercise, counter, count, electronics, engineering
Logic Gates - 85
555555555585. The logic expression for a NOR gate is ________. (a) (b) (c) (d)
Tags: gates, gate, electronics, engineering

Related Posts