72. Any divide-by-N counter can be formed by using external gating to ________ at a predetermined number.
(a) HIGH
(b) reset
(c) LOW
(d) preset
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Counters » Exercise - 117. Which is not an example of a truncated modulus? (a) 8 (b) 9 (c) 11 (d) 15- Counters » Exercise - 130. A 4-bit counter has a maximum modulus of ________. (a) 3 (b) 6 (c) 8 (d) 16
- Counters » Exercise - 1111. ________ is the modulus of the counter shown below. (a) 200 (b) 19 (c) 0.005 (d) 5000
- Counters » Exercise - 121. Which of the following is an invalid state in an 8421 BCD counter? (a) 0011 (b) 1001 (c) 1000 (d) 1100
- Counters » Exercise - 122. How many different states does a 2-bit asynchronous counter have? (a) 1 (b) 2 (c) 4 (d) 8