5555555555
22. Two 4-bit adders could be cascaded to form a(n) ___________.
(a) 16-bit parallel-adder circuit
(b) 8-bit parallel-adder circuit
(c) full-adder circuit
(d) arithmetic-logic unit
Subject Name : Electronics Engineering |
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
Electronics & Communication Engineering Books
|
GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |