Architecture and Organization of 8085 Microprocessor » Exercise – 1
1. The flow and timing of data to and from the mp is regulated by :
(a) Control pins
(b) Data pins
(c) Address pins
(d) Power pins
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Architecture and Organization of 8085 Microprocessor » Exercise - 110. Every processor must necessarily have : (a) Data bus (b) Address bus (c) Control bus (d) All of the above- 5555555555123. How many pins does the 4049 IC have? (a) 14 (b) 16 (c) 18 (d) 20
- Architecture and Organization of 8085 Microprocessor » Exercise - 12. A mp with 12 address lines is capable of addressing : (a) 1024 locations (b) 2048 locations (c) 4096 locations (d) 64K locations
- 5555555555181. (a) 10011110 (b) 01211110 (c) 000100000100 (d) 001000001000
- 5555555555195. If B[7..0] = 10100101, what is the value of B[6..2]? (a) 10100 (b) 01001 (c) 10010 (d) 00101