Architecture and Organization of 8085 Microprocessor – 1

Architecture and Organization of 8085 Microprocessor » Exercise – 1

1. The flow and timing of data to and from the mp is  regulated by :

(a) Control pins
(b) Data pins
(c) Address pins
(d) Power pins

Answer
Answer : (c)

Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books

Sale
Question Bank On Electronics & Communication Engineering
Book - question bank on electronics & communication engineering; Language: english; Binding: paperback
₹ 317
Sale
A Handbook for Electronics Engineering(Old Edition)
Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)
₹ 320
Basic Electronic Devices and Circuits
Patil (Author); English (Publication Language)
Electronic Circuits: Analysis and Design (SIE) | 3rd Edition
Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)
₹ 1,290

GATE 2023 Total InfoENGG DIPLOMAUGC NET Total Info
IES 2023 Total InfoPSUs 2022 Total InfoCSIR UGC NET Total Info
JAM 2023 Total InfoM TECH 2023 Total InfoRAILWAY 2022 Total Info

Related Posts

  • Architecture and Organization of 8085 Microprocessor - 10Architecture and Organization of 8085 Microprocessor » Exercise - 110. Every processor must necessarily have : (a) Data bus (b) Address bus (c) Control bus (d) All of the above
    Tags: architecture, organization, microprocessor, exercise, data, address, control, electronics, engineering
  • Logic Gates - 1235555555555123. How many pins does the 4049 IC have? (a) 14 (b) 16 (c) 18 (d) 20
    Tags: pins, electronics, engineering
  • Architecture and Organization of 8085 Microprocessor - 2Architecture and Organization of 8085 Microprocessor » Exercise - 12. A mp with 12 address lines is capable of addressing : (a) 1024 locations (b) 2048 locations (c) 4096 locations (d) 64K locations
    Tags: architecture, organization, microprocessor, exercise, mp, address, electronics, engineering
  • Combinational Circuits - 1815555555555181. (a) 10011110 (b) 01211110 (c) 000100000100 (d) 001000001000
    Tags: electronics, engineering
  • Combinational Circuits - 1955555555555195. If B[7..0] = 10100101, what is the value of B[6..2]? (a) 10100 (b) 01001 (c) 10010 (d) 00101
    Tags: electronics, engineering

LEAVE A REPLY

Please enter your comment!
Please enter your name here