5555555555
178. A NAND gate has:
(a) active-LOW inputs and an active-HIGH output.
(b) active-LOW inputs and an active-LOW output.
(c) active-HIGH inputs and an active-HIGH output.
(d) active-HIGH inputs and an active-LOW output.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555124. When does the output of a NAND gate = 1? (a) Whenever a 0 is present at an input (b) Only when all inputs = 0 (c) Whenever a 1 is present at an input (d) Only when all inputs = 1- 555555555531. If a signal passing through a gate is inhibited by sending a low into one of the inputs, and the output is HIGH, the gate is a(n): (a) AND (b) NAND (c) NOR (d) OR
- 555555555580. The output of an exclusive-OR gate is HIGH if ________. (a) all inputs are LOW (b) all inputs are HIGH (c) the inputs are unequal (d) none of the above
- 555555555532. The logic gate that will have HIGH or "1" at its output when any one of its inputs is HIGH is a(n): (a) OR gate (b) AND gate (c) NOR gate (d) NOT gate
- 555555555534. The output will be a LOW for any case when one or more inputs are zero in a(n): (a) OR gate (b) NOT gate (c) AND gate (d) NAND gate