5555555555
130. A certain gate draws 1.8 A when its output is HIGH and 3.3 µA when its output is LOW. VCC is 5 V and the gate is operated on a 50% duty cycle. What is the average power dissipation (PD)?
(a) 2.55 W
(b) 1.27 W
(c) 12.75 W
(d) 5 W
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555542. A NAND gate has: (a) LOW inputs and a LOW output (b) HIGH inputs and a HIGH output (c) LOW inputs and a HIGH output (d) None of the these- 555555555563. The output of an OR gate with three inputs, A, B, and C, is LOW when ________. (a) A = 0, B = 0, C = 0 (b) A = 0, B = 0, C = 1 (c) A = 0, B = 1, C = 1 (d) all of the above
- 555555555558. The output of an AND gate with three inputs, A, B, and C, is HIGH when ________. (a) A = 1, B = 1, C = 0 (b) A = 0, B = 0, C = 0 (c) A = 1, B = 1, C = 1 (d) A = 1, B = 0, C = 1
- 555555555558. ________ output levels would not be a valid LOW for a TTL gate. (a) 0.2 V (b) 0.3 V (c) 0.5 V (d) All of the above.
- 555555555562. If the input to a NOT gate is A and the output is X, then ________. (a) X = A (b) (c) X = 0 (d) none of the above