5555555555
11. The output of an AND gate is LOW ________.
(a) all the time
(b) when any input is LOW
(c) when any input is HIGH
(d) when all inputs are HIGH
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555512. The output of an OR gate is LOW when ________. (a) all inputs are LOW (b) any input is LOW (c) any input is HIGH (d) all inputs are HIGH- 555555555569. The output of a NOT gate is HIGH when ________. (a) the input is LOW (b) the input is HIGH (c) the input changes from LOW to HIGH (d) voltage is removed from the gate
- 555555555584. The output of a NOR gate is HIGH if ________. (a) all inputs are HIGH (b) any input is HIGH (c) any input is LOW (d) all inputs are LOW
- 555555555537. What input values will cause an AND logic gate to produce a HIGH output? (a) At least one input is HIGH. (b) At least one input is LOW. (c) All inputs are HIGH. (d) All inputs are LOW.
- 5555555555110. If the output of a three-input AND gate must be a logic LOW, what must the condition of the inputs be? (a) All inputs must be LOW. (b) All inputs must be HIGH. (c) At least one input must be LOW. (d) At least one input must be HIGH.