5555555555
157. The memory operation that presents data on the memory outputs after entering a new address is called ________.
(a) a read cycle
(b) a write cycle
(c) a refresh cycle
(d) a chip select
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555156. The memory operation that stores data into a memory location after entering a new address is called ________. (a) a read cycle (b) a write cycle (c) a refresh cycle (d) chip select- 555555555535. In a DRAM, what is the state of R/W during a read operation? (a) Low (b) High (c) Hi-Z (d) None of the above
- 555555555561. For the given circuit, what memory location is being addressed? (a) 10111 (b) 249 (c) 5 (d) 157
- 555555555590. Address decoding for dynamic memory chip control may also be used for: (a) controlling refresh circuits (b) read and write control (c) chip selection and address location (d) memory mapping
- 5555555555110. The refresh period for capacitors used in DRAMs is ________. (a) 2 ms (b) 2 s (c) 64 ms (d) 64 s