5555555555
110. If the output of a three-input AND gate must be a logic LOW, what must the condition of the inputs be?
(a) All inputs must be LOW.
(b) All inputs must be HIGH.
(c) At least one input must be LOW.
(d) At least one input must be HIGH.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555584. The output of a NOR gate is HIGH if ________. (a) all inputs are HIGH (b) any input is HIGH (c) any input is LOW (d) all inputs are LOW- 555555555583. The output of a NAND gate is LOW if ________. (a) all inputs are LOW (b) all inputs are HIGH (c) any input is LOW (d) any input is HIGH
- 5555555555116. The logic gate that will have a LOW output when any one of its inputs is HIGH is the: (a) NAND gate (b) AND gate (c) NOR gate (d) OR gate
- 555555555579. The output of an exclusive-NOR gate is HIGH if ________. (a) the inputs are equal (b) one input is HIGH, and the other input is LOW (c) the inputs are unequal (d) none of the above
- 555555555542. A NAND gate has: (a) LOW inputs and a LOW output (b) HIGH inputs and a HIGH output (c) LOW inputs and a HIGH output (d) None of the these