5555555555
87. With regard to a D latch, ________.
(a) the Q output follows the D input when EN is LOW
(b) the Q output is opposite the D input when EN is LOW
(c) the Q output follows the D input when EN is HIGH
(d) the Q output is HIGH regardless of EN’s input state
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555583. The common-collector configuration has a ________ input impedance and a ________ output impedance. (a) low, high (b) high, low (c) high, high (d) low, low- 555555555594. An emitter-follower has ________ impedance at the input and ________ impedance at the output. (a) high, high (b) low, high (c) high, low (d) low, low
- 555555555584. The output of a NOR gate is HIGH if ________. (a) all inputs are HIGH (b) any input is HIGH (c) any input is LOW (d) all inputs are LOW
- 555555555568. When is a flip-flop said to be transparent? (a) when the Q output is opposite the input (b) when the Q output follows the input (c) (d)
- 555555555540. A logic circuit whose output is LOW when at least one input is HIGH is a(n) _________ gate. (a) NOR (b) AND (c) NAND (d) exclusive-OR gate