5555555555
80. Assume an latch, made from cross-coupled NAND gates, has a 0 on both inputs. The outputs will be ________.
(a)
(b)
(c)
(d)
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555550. How many flip-flops are in the 7475 IC? (a) 1 (b) 2 (c) 4 (d) 8- 555555555579. How can the cross-coupled NAND flip-flop be made to have active-HIGH S-R inputs? (a) It can't be done. (b) Invert the Q outputs. (c) (d)
- 5555555555130. In VHDL, how many inputs will a primitive JK flip-flop have? (a) 2 (b) 3 (c) 4 (d) 5
- 555555555550. Determine odd parity for each of the following data words: 1011101111101111001101 (a) P = 1, P = 1, P = 0 (b) P = 0, P = 0, P = 0 (c) P = 1, P = 1, P = 1 (d) P = 0, P = 0, P = 1
- 555555555582. The equation ________ cannot be further simplified. (a) (b) (c) (d)