Counters » Exercise – 1
107. The circuit shown below is a ________.
(a) parallel in/serial out register
(b) serial in/parallel load register
(c) multiplexer
(d) demultiplexer
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books
Related Posts Counters » Exercise - 163. What type of register is shown below? (a) Parallel in/parallel out register (b) Serial in/parallel out register (c) Serial/parallel-in parallel-out register (d) Parallel-access shift register Tags: register, counters, in/parallel, exercise, parallel, serial, electronics, engineering
Counters » Exercise - 128. Four cascaded modulus-10 counters have an overall modulus of ________. (a) 10 (b) 100 (c) 1,000 (d) 10,000 Tags: counters, exercise, electronics, engineering
Counters » Exercise - 122. How many different states does a 2-bit asynchronous counter have? (a) 1 (b) 2 (c) 4 (d) 8 Tags: counters, exercise, electronics, engineering
Counters » Exercise - 1 4. A counter is a : (a) Sequential circuit (b) Combinational circuit (c) Both combinational and sequential circuit (d) None of above Tags: circuit, counters, exercise, electronics, engineering
Counters » Exercise - 1111. ________ is the modulus of the counter shown below. (a) 200 (b) 19 (c) 0.005 (d) 5000 Tags: counters, exercise, electronics, engineering