Counters » Exercise – 1
95. For a multistage counter to be truly synchronous, the ________ of each stage must be connected to ________.
(a) Cp, the same clock input line (b) CE, the same clock input line (c) , the terminal count output (d) , both clock input lines
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books
Related Posts Counters » Exercise - 1 3. In this type of counter, the output of the last stage is connected to the D input of the first stage. (a) Ring Counter (b) Johnson Counter (c) Straight Counter (d) None of the above Tags: counter, counters, stage, exercise, output, connected, input, electronics, engineering
Counters » Exercise - 122. How many different states does a 2-bit asynchronous counter have? (a) 1 (b) 2 (c) 4 (d) 8 Tags: counters, exercise, counter, electronics, engineering
Counters » Exercise - 1111. ________ is the modulus of the counter shown below. (a) 200 (b) 19 (c) 0.005 (d) 5000 Tags: counters, exercise, counter, electronics, engineering
Counters » Exercise - 127. Which of the following is an invalid output state for an 8421 BCD counter? (a) 1110 (b) 0000 (c) 0010 (d) 0001 Tags: counters, exercise, output, counter, electronics, engineering
555555555562. If the input to a NOT gate is A and the output is X, then ________. (a) X = A (b) (c) X = 0 (d) none of the above Tags: input, output, electronics, engineering
Counters » Exercise - 1 3. In this type of counter, the output of the last stage is connected to the D input of the first stage. (a) Ring Counter (b) Johnson Counter (c) Straight Counter (d) None of the above