FET – 48

48. If the reverse bias on the gate of a JFET is increased, then width of the conducting channel …….

(a) is decreased
(b) is increased
(c) remains the same
(d) none of the above

Answer

Answer : (a)

Explanation

Explanation : No answer description available for this question. Let us discuss.

Subject Name : Electronics Engineering

Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT

Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant

Electronics & Communication Engineering Books

FET - 61
FET » Exercise - 261. If the gate of a JFET is made less negative, the width of the conducting channel ....... (a) remains the same (b) is decreased (c) is increased (d) none of the above
Tags: fet, exercise, gate, jfet, width, conducting, channel, remains, decreased, increased
FET - 70
FET » Exercise - 270. The channel of a JFET is between the ............... (a) gate and drain (b) drain and source (c) gate and source (d) input and output
Tags: fet, gate, exercise, channel, jfet, electronics, engineering
FET - 146
5555555555146. Which of the following input impedances is not valid for a JFET? (a) 1010 (b) 109 (c) 108 (d) 1011
Tags: fet, jfet, electronics, engineering
FET - 69
FET » Exercise - 269. If the cross-sectional area of the channel in n-channel JFET increases, the drain current ............... (a) is increased (b) is decreased (c) remains the same (d) none of the above
Tags: fet, exercise, channel, jfet, increased, decreased, remains, electronics, engineering
FET - 62
FET » Exercise - 262. The pinch-off voltage of a JFET is about ....... (a) 5 V (b) 0.6 V (c) 15 V (d) 25 V
Tags: fet, exercise, jfet, electronics, engineering

Related Posts