Architecture & Organization of 8085 Microprocessor – Exercise – 1

1. The flow and timing of data to and from the mp is  regulated by :

(a) Control pins
(b) Data pins
(c) Address pins
(d) Power pins

Answer
Answer : (c)
Explanation
No answer description available for this question. Let us discuss.

2. A mp with 12 address lines is capable of addressing :

(a) 1024 locations
(b) 2048 locations
(c) 4096 locations
(d) 64K locations

Answer
Answer : (a)
Explanation
No answer description available for this question. Let us discuss.

3. The bus which is used to transfer data from main memory to the peripheral devices :

(a) Data bus
(b) Input bus
(c) DMA bus
(d) Output bus

Answer
Answer : (b)
Explanation
No answer description available for this question. Let us discuss.

4. Two operands can be checked for equality using :

(a) OR operation
(b) AND operation
(c) EXOR operation
(d) None of the above

Answer
Answer : (c)
Explanation
No answer description available for this question. Let us discuss.

5. Which of the following signals are used when a peripheral device request the mp to have a DMA operation :

(a) IO/M
(b) READY
(c) HOLD and HLDA
(d) Read and write

Answer
Answer : (a)
Explanation
No answer description available for this question. Let us discuss.
Print Friendly, PDF & Email
MORE INFORMATION
GATE Total InfoGATE 2020 BooksFree Notes
IES Total InfoIES 2020 BooksFree Mock tests
JAM Total InfoJAM 2020 BooksEngg Diploma
PSUs Total InfoM Tech Total InfoUGC NET Total Info
Copy Protected by Chetan's WP-Copyprotect. /*Radio Option*/