Architecture and Organization of 8085 Microprocessor – Exercise – 1

Architecture and Organization of 8085 Microprocessor » Exercise – 1

1. The flow and timing of data to and from the mp is  regulated by :

(a) Control pins
(b) Data pins
(c) Address pins
(d) Power pins

Answer
Answer : (c)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

2. A mp with 12 address lines is capable of addressing :

(a) 1024 locations
(b) 2048 locations
(c) 4096 locations
(d) 64K locations

Answer
Answer : (a)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

3. The bus which is used to transfer data from main memory to the peripheral devices :

(a) Data bus
(b) Input bus
(c) DMA bus
(d) Output bus

Answer
Answer : (b)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

4. Two operands can be checked for equality using :

(a) OR operation
(b) AND operation
(c) EXOR operation
(d) None of the above

Answer
Answer : (c)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

5. Which of the following signals are used when a peripheral device request the mp to have a DMA operation :

(a) IO/M
(b) READY
(c) HOLD and HLDA
(d) Read and write

Answer
Answer : (a)
Explanation
Explanation : No answer description available for this question. Let us discuss.
Discuss
Discuss : Write your answer. Click here.

Related Posts

  • Architecture and Organization of 8085 Microprocessor - 10Architecture and Organization of 8085 Microprocessor » Exercise - 110. Every processor must necessarily have : (a) Data bus (b) Address bus (c) Control bus (d) All of the above
    Tags: bus, architecture, organization, microprocessor, exercise, data, address, control, electronics, engineering
  • Architecture and Organization of 8085 Microprocessor - 1Architecture and Organization of 8085 Microprocessor » Exercise - 1 1. The flow and timing of data to and from the mp is  regulated by : (a) Control pins (b) Data pins (c) Address pins (d) Power pins
    Tags: pins, architecture, organization, microprocessor, data, exercise, mp, control, address, electronics
  • Architecture and Organization of 8085 Microprocessor - 9Architecture and Organization of 8085 Microprocessor » Exercise - 19. The basic elements of a mp are : (a) ALU, memory (b) ALU, control unit (c) ALU, memory and I/O (d) ALU, control unit and memory
    Tags: alu, memory, architecture, organization, microprocessor, control, unit, exercise, mp, i/o
  • Architecture and Organization of 8085 Microprocessor - 3Architecture and Organization of 8085 Microprocessor » Exercise - 13. The bus which is used to transfer data from main memory to the peripheral devices : (a) Data bus (b) Input bus (c) DMA bus (d) Output bus
    Tags: bus, architecture, organization, microprocessor, data, exercise, memory, peripheral, devices, dma
  • Architecture and Organization of 8085 Microprocessor - 5Architecture and Organization of 8085 Microprocessor » Exercise - 15. Which of the following signals are used when a peripheral device request the mp to have a DMA operation : (a) IO/M (b) READY (c) HOLD and HLDA (d) Read and write
    Tags: architecture, organization, microprocessor, read, dma, operation, mp, peripheral, exercise, electronics