5555555555
75. What is meant by parallel-loading the register?
(a) Shifting the data in all flip-flops simultaneously
(b) Loading data in two of the flip-flops
(c) Loading data in all four flip-flops at the same time
(d) Momentarily disabling the synchronous SET and RESET inputs
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books
|
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Shift Registers » Exercise - 142. A modulus-12 ring counter requires a minimum of ________. (a) 10 flip-flops (b) 12 flip-flops (c) 6 flip-flops (d) 2 flip-flops- 555555555550. How many flip-flops are in the 7475 IC? (a) 1 (b) 2 (c) 4 (d) 8
- Shift Registers » Exercise - 143. What is meant by parallel load of a shift register? (a) All FFs are preset with data. (b) Each FF is loaded with data, one (c) (d)
- Shift Registers » Exercise - 138. A Johnson counter, constructed with N flip-flops, has how many unique states? (a) N (b) 2N (c) 2N (d) N2
- Shift Registers » Exercise - 1 7. An n-bit register has a group of ________ flip-flops and some logic gates. (a) N (b) N-1 (c) N2 (d) 2N