5555555555
45. ________ are used at the inputs of PAL/GAL devices in order to prevent input loading from a large number of AND gates.
(a) Simplified AND gates
(b) Fuses
(c) Buffers
(d) Latches
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
Logic Gates » Exercise - 130. Exclusive-OR (XOR) logic gates can be constructed from what other logic gates ? (a) OR gates only (b) OR gates and NOT gates (c) AND gates and NOT gates (d) AND gates, OR gates, and NOT gates- 555555555536. Exclusive-OR (XOR) logic gates can be constructed from what other logic gates? (a) OR gates only (b) AND gates and NOT gates (c) AND gates, OR gates, and NOT gates (d) OR gates and NOT gates
- Logic Gates » Exercise - 14. For the circuit shown, F is given by : & (a) (b) (c) (d)
- 5555555555147. A logic circuit with an output consists of ________. (a) two AND gates, two OR gates, two inverters (b) three AND gates, two OR gates, one inverter (c) two AND gates, one OR gate, two inverters (d) two AND gates, one OR gate
- 5555555555139. How many AND gates are required to implement the Boolean expression, ? (a) 1 (b) 2 (c) 3 (d) 4