5555555555
25. By adding an OR gate to a simple programmable logic device (SPLD) the foundation for a(n) ________ is made possible.
(a) PAL
(b) PLA
(c) CPLD
(d) EEPROM
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555572. What is PROM? (a) SPLD (b) QPLD (c) HPLD (d) PLD- 555555555598. The EPM 7128S is a(n) ________ device. (a) PLD (b) JTAG (c) EEPROM (d) ISP
- 555555555553. The GAL16V8 has architecture that is very similar to the ________ device. (a) PAL (b) PROM (c) PLD (d) SPLD
- 555555555567. How many macrocells are in a MAX700S LAB? (a) 8 (b) 16 (c) 32 (d) 64
- 555555555539. The output of this circuit is always ________. (a) 1 (b) 0 (c) A (d) A