PN Junction Diode » Exercise – 1
&
17. Capacitive effects are exhibited by PN junctions when they are :
(a) Forward biased
(b) Reverse biased
(c) Either forward or reverse biased
(d) Neither forward nor reverse biased
Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books
GATE 2023 Total Info ENGG DIPLOMA UGC NET Total Info IES 2023 Total Info PSUs 2022 Total Info CSIR UGC NET Total Info JAM 2023 Total Info M TECH 2023 Total Info RAILWAY 2022 Total Info
Related Posts
555555555547. In the active region, while the collector-base junction is ________-biased, the base-emitter is ________-biased. (a) forward, forward (b) forward, reverse (c) reverse, forward (d) reverse, reverse- PN Junction Diode » Exercise - 138. The forward voltage drop across a silicon diode is about ............. (a) 2.5 V (b) 3 V (c) 10 V (d) 0.7 V
- 5555555555106. The JFET is always operated with the gate-source pn junction ________ -biased. (a) forward (b) (c) (d)
- 555555555587. One p-n junction of a transistor is ________-biased and the other one is ________-biased in the active region. (a) reverse, reverse (b) forward, forward (c) reverse, forward (d) None of the above
- 555555555563. In the saturation region the collector-base junction is ________-biased and the base-emitter junction is ________-biased for a transistor. (a) reverse, forward (b) forward, reverse (c) reverse, reverse (d) forward, forward