5555555555
53. The input offset voltage drift is a parameter directly related to VOS and ________.
(a) ID
(b) power dissipation
(c) temperature
(d) phase shift
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555180. What is the difference between common-mode and differential-mode input signals? (a) phase relationship (b) voltage (c) current (d) apparent power- 5555555555190. The voltage gain is ______ for the amplifier in the given circuit. (a) –4 (b) –5 (c) –6 (d) –7
- 5555555555166. What is the output voltage? (a) 15 V (b) 5 V (c) –5 V (d) –15 V
- 555555555592. What is the level of the voltage between the input terminals of an op-amp? (a) Virtually zero (b) 5 V (c) 18 V (d) 22 V
- 555555555556. One condition for positive feedback is that the phase shift around the feedback loop must be ________°. (a) 0 (b) 90 (c) 180 (d) 45