5555555555
86. Which of the following RAM timing parameters determine its operating speed?
(a) tACC
(b) tAA and tACS
(c) tCO and tOD
(d) tRC and tWC
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant
Electronics & Communication Engineering Books
Related Posts 555555555523. Which of the following RAM timing parameters determine(s) its operating speed? (a) tacc (b) taa and tacs (c) t1 and t3 (d) trc and twc Tags: memory, devices, ram, timing, parameters, operating, speed, tacc, taa, tacs
555555555575. How many storage locations are available when a memory device has 12 address lines? (a) 144 (b) 512 (c) 2048 (d) 4096 Tags: memory, devices, electronics, engineering
555555555574. What is the difference between static RAM and dynamic RAM? (a) Static RAM must be refreshed, dynamic RAM does not. (b) There is no difference. (c) (d) Tags: ram, memory, devices, electronics, engineering
5555555555134. The MSB of 11001 is ________. (a) 1 (b) 1100 (c) C (d) 1916 Tags: electronics, engineering
5555555555129. L1 is known as ________. (a) primary cache (b) secondary cache (c) DRAM (d) SRAM Tags: memory, devices, electronics, engineering