Memory Devices » Exercise – 1
8. For the most static RAM, the write pulse width should be at least :
(a) 10 ns
(b) 60 ns
(c) 300 ns
(d) 1 µs
Explanation
Explanation : No answer description available for this question. Let us discuss.
Subject Name : Electronics Engineering |
Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
Electronics & Communication Engineering Books
|
Related Posts
Memory Devices » Exercise - 1 7. For the most static RAM, the maximum access time is about : (a) 1 ns (b) 10 ns (c) 100 ns (d) 1 µsTags: ns, memory, devices, exercise, static, ram, µs, electronics, engineering
555555555561. For the given circuit, what memory location is being addressed? (a) 10111 (b) 249 (c) 5 (d) 157Tags: memory, devices, electronics, engineering
555555555582. How many 1K × 4 RAM chips would be required to build a 1K × 8 memory system? (a) 2 (b) 4 (c) 8 (d) 16Tags: memory, devices, ram, electronics, engineering
5555555555167. The number of 16k × 4 memories needed to construct a 128k × 8 memory is ________. (a) 4 (b) 8 (c) 12 (d) 16Tags: memory, devices, electronics, engineering
5555555555151. Because 4096 = 212, a 4K × 1 RAM requires ________ address bits to access all locations. (a) 4096 (b) 10 (c) 12 (d) 1024Tags: memory, devices, ram, electronics, engineering