7. For the most static RAM, the maximum access time is about :
(a) 1 ns
(b) 10 ns
(c) 100 ns
(d) 1 µsSubject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant Electronics & Communication Engineering Books
GATE 2023 Total Info ENGG DIPLOMA UGC NET Total Info IES 2023 Total Info PSUs 2022 Total Info CSIR UGC NET Total Info JAM 2023 Total Info M TECH 2023 Total Info RAILWAY 2022 Total Info
Related Posts
Memory Devices » Exercise - 1 8. For the most static RAM, the write pulse width should be at least : (a) 10 ns (b) 60 ns (c) 300 ns (d) 1 µs- 555555555585. How many address lines would be required for a 2K × 4 memory chip? (a) 8 (b) 10 (c) 11 (d) 12
- 555555555542. What are the typical values of tOE? (a) 10 to 20 ns for bipolar (b) 25 to 100 ns for NMOS (c) 12 to 50 ns for CMOS (d) All of the above
- 555555555529. Calculate the storage time in a transistor switching network if toff is 56 ns, tf = 14 ns, and tr = 20 ns. (a) 70 ns (b) 42 ns (c) 36 ns (d) 34 ns
- 555555555579. Which of the following best describes random-access memory (RAM)? (a) a type of memory in which access time depends on memory location (b) a type of memory that can be written to only once but can be read from an infinite number of times (c) a type of memory in which access time is the same for each memory location (d) mass memory