5555555555
150. When more than one IC is used to provide all the addressable locations in a memory, a technique called ________ is used to identify which IC is being accessed.
(a) address decoding
(b) memory refresh
(c) data encoding
(d) memory paging
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555161. The minimum number of address lines needed for a 64K memory is ________. (a) 10 (b) 12 (c) 14 (d) 16- 5555555555167. The number of 16k × 4 memories needed to construct a 128k × 8 memory is ________. (a) 4 (b) 8 (c) 12 (d) 16
- 555555555575. How many storage locations are available when a memory device has 12 address lines? (a) 144 (b) 512 (c) 2048 (d) 4096
- 555555555515. How many storage locations are available when a memory device has twelve address lines? (a) 144 (b) 512 (c) 2048 (d) 4096
- 555555555570. The TMS44100 has ________ address inputs. (a) 10 (b) 11 (c) 12 (d) 13