5555555555
141. A DRAM has a RAS and a CAS because ________.
(a) the address lines are multiplexed to reduce pin count
(b) the RAS determines the operation mode and the CAS enables the tristate outputs
(c) the RAS latches in the address and the CAS latches in data
(d) None of the above
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555161. The minimum number of address lines needed for a 64K memory is ________. (a) 10 (b) 12 (c) 14 (d) 16- 555555555570. The TMS44100 has ________ address inputs. (a) 10 (b) 11 (c) 12 (d) 13
- 555555555575. How many storage locations are available when a memory device has 12 address lines? (a) 144 (b) 512 (c) 2048 (d) 4096
- 555555555585. How many address lines would be required for a 2K × 4 memory chip? (a) 8 (b) 10 (c) 11 (d) 12
- 5555555555102. What are the pin numbers of the outputs of the gates in a 7432 IC? (a) 3, 6, 10, and 13 (b) 1, 4, 10, and 13 (c) 3, 6, 8, and 11 (d) 1, 4, 8, and 11