5555555555
124. The ideal memory ________.
(a) has high storage capacity
(b) is nonvolatile
(c) has in-system read and write capacity
(d) has all of the above characteristics
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555123. What is the bit storage capacity of a ROM with a 1024 × 8 organization? (a) 1024 (b) 2048 (c) 4096 (d) 8192- 555555555575. How many storage locations are available when a memory device has 12 address lines? (a) 144 (b) 512 (c) 2048 (d) 4096
- 5555555555133. The bit capacity of a memory that has 2048 addresses and can store 8 bits at each address is ________. (a) 4096 (b) 8129 (c) 16358 (d) 32768
- 555555555585. How many address lines would be required for a 2K × 4 memory chip? (a) 8 (b) 10 (c) 11 (d) 12
- 555555555570. The TMS44100 has ________ address inputs. (a) 10 (b) 11 (c) 12 (d) 13