Memory Devices – 110

5555555555

110. The refresh period for capacitors used in DRAMs is ________.

(a) 2 ms
(b) 2 s
(c) 64 ms
(d) 64 s

Answer

Answer : (a)

Explanation

Explanation : No answer description available for this question. Let us discuss.

Subject Name : Electronics Engineering

Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT

Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant

Electronics & Communication Engineering Books

Sale

Highlight important details or key points; Summarize information in a clear and concise manner

₹ 333

Sale

Made Easy Editorial Board (Author); Marathi (Publication Language); 620 Pages - 01/01/2015 (Publication Date) - Made Easy Publications (Publisher)

₹ 320

Patil (Author); English (Publication Language)

Sale

Neamen, Donald (Author); English (Publication Language); 1351 Pages - 08/25/2006 (Publication Date) - McGraw Hill Education (Publisher)

₹ 2,500

Combinational Circuits - 181
5555555555181. (a) 10011110 (b) 01211110 (c) 000100000100 (d) 001000001000
Tags: electronics, engineering
BJT - 52
555555555552. Transistors are ________-terminal devices. (a) 2 (b) 3 (c) 4 (d) 5
Tags: devices, electronics, engineering
Memory Devices - 109
5555555555109. What is the maximum time required before a dynamic RAM must be refreshed? (a) 2 ms (b) 4 ms (c) 8 ms (d) 10 ms
Tags: ms, memory, devices, electronics, engineering
Memory Devices - 85
555555555585. How many address lines would be required for a 2K × 4 memory chip? (a) 8 (b) 10 (c) 11 (d) 12
Tags: memory, devices, electronics, engineering
Combinational Circuits - 196
5555555555196. If [A] = 10 and [B] = 01, then [A] [b] = ________. (a) [00] (b) 00 (c) 11 (d) [11]
Tags: electronics, engineering

Related Posts