5555555555
108. Why is a refresh cycle necessary for a dynamic RAM?
(a) to clear the flip-flops
(b) to set the flip-flops
(c) The refresh cycle discharges the capacitor cells.
(d) The refresh cycle keeps the charge on the capacitor cells.
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
5555555555131. Dynamic memory cells store a data bit in a ________. (a) diode (b) resistor (c) capacitor (d) flip-flop- 5555555555151. Because 4096 = 212, a 4K × 1 RAM requires ________ address bits to access all locations. (a) 4096 (b) 10 (c) 12 (d) 1024
- 5555555555138. The periodic recharging of dynamic RAM memory cells is called ________. (a) reinstalling (b) revitalizing (c) refreshing (d) reinstating
- 5555555555106. Why do most dynamic RAMs use a multiplexed address bus? (a) It is the only way to do it. (b) to make it faster (c) to keep the nu (d)
- 5555555555110. The refresh period for capacitors used in DRAMs is ________. (a) 2 ms (b) 2 s (c) 64 ms (d) 64 s