20. To implement Y = ABCD using only two-input NAND gates, minimum number of requirement of gate is :
(a) 3
(b) 4
(c) 5
(d) 6Subject Name : Electronics Engineering Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant Electronics & Communication Engineering Books
GATE 2023 Total Info ENGG DIPLOMA UGC NET Total Info IES 2023 Total Info PSUs 2022 Total Info CSIR UGC NET Total Info JAM 2023 Total Info M TECH 2023 Total Info RAILWAY 2022 Total Info
Related Posts
Logic Gates » Exercise - 115. Which of these are universal gates : (a) Only NOR (b) Only NAND (c) Both NOR and NAND (d) Neither NOR nor NAND- 5555555555147. A logic circuit with an output consists of ________. (a) two AND gates, two OR gates, two inverters (b) three AND gates, two OR gates, one inverter (c) two AND gates, one OR gate, two inverters (d) two AND gates, one OR gate
- 5555555555153. The symbol shown represents a(n) ________. (a) AND gate (b) OR gate (c) NAND gate (d) NOR gate
- 5555555555144. The inverter can be produced with how many NAND gates? (a) 1 (b) 2 (c) 3 (d) 4
- 5555555555156. Assume you have A, B, C, and D available but not their complements. The minimum number of 2-input NAND gates required to implement the equation is ________. (a) 3 (b) 4 (c) 5 (d) 6