5555555555
156. Assume you have A, B, C, and D available but not their complements. The minimum number of 2-input NAND gates required to implement the equation is ________.
(a) 3
(b) 4
(c) 5
(d) 6
| Subject Name : Electronics Engineering |
| Exam Name : IIT GATE, UPSC ESE, RRB, SSC, DMRC, NMRC, BSNL, DRDO, ISRO, BARC, NIELIT |
| Posts Name : Assistant Engineer, Management Trainee, Junior Engineer, Technical Assistant |
| Electronics & Communication Engineering Books |
| GATE 2023 Total Info | ENGG DIPLOMA | UGC NET Total Info |
| IES 2023 Total Info | PSUs 2022 Total Info | CSIR UGC NET Total Info |
| JAM 2023 Total Info | M TECH 2023 Total Info | RAILWAY 2022 Total Info |
Related Posts
555555555536. Exclusive-OR (XOR) logic gates can be constructed from what other logic gates? (a) OR gates only (b) AND gates and NOT gates (c) AND gates, OR gates, and NOT gates (d) OR gates and NOT gates- 555555555562. If the input to a NOT gate is A and the output is X, then ________. (a) X = A (b) (c) X = 0 (d) none of the above
- Logic Gates » Exercise - 115. Which of these are universal gates : (a) Only NOR (b) Only NAND (c) Both NOR and NAND (d) Neither NOR nor NAND
- 555555555594. Which of the following gates is described by the expression ? (a) OR (b) AND (c) NOR (d) NAND
- Logic Gates » Exercise - 120. To implement Y = ABCD using only two-input NAND gates, minimum number of requirement of gate is : (a) 3 (b) 4 (c) 5 (d) 6